

a trench formed in said epitaxial layer extending from said top surface of said epitaxial layer through said source and body regions to a depth d_v , said depth d_v being less than said depth d_{max} , said trench being closer to said second point than said first point.

Sub H1
 18. A trench DMOS transistor cell as in Claim 17, wherein said body region has a portion exposed at said top surface of said epitaxial layer.

19. A trench DMOS transistor cell as in Claim 18, wherein said source region has a portion exposed at said top surface of said epitaxial layer.

B B
 20. A trench DMOS transistor cell as in Claim 19, wherein depth d_v is less than d_{max} by an amount sufficient to cause semiconductor surface breakdown to occur at a *location* ~~point~~ closer to said first *location* ~~point~~ than said second *location* ~~point~~.

B B
 21. A trench DMOS transistor cell as in Claim 19, wherein said epitaxial layer has a thickness d_{epi} small enough to cause semiconductor surface breakdown to occur at *a location* ~~point~~ closer to said first *location* ~~point~~ than said second *location* ~~point~~.

22. A trench DMOS transistor cell as in Claim 19, wherein said trench, when viewed from above said top surface of said epitaxial structure, is polygonal, having a number of sides greater than four.

23. A trench DMOS transistor cell as in Claim 22, wherein said number of sides is six.

24. A trench DMOS transistor cell as in Claim 17, wherein said epitaxial layer has a thickness d_{epi} , said depth d_{epi} being